Consider the unsigned 8-bit fixed point binary number representation below: b7 b6 b5 b4 b3 . b2 b1 b0 where the position of the bi…
The size of the physical address space of a processor is 2^P bytes. The word length is 2^W bytes. The capacity of cache memory is …
The instruction pipeline of a RISC processor has 5 stages: IF, ID, OF, PO and WB. Stages IF, ID, OF and WB take 1 clock cycle each…
A processor has 16 integer registers (R0..R15) and 64 floating point registers (F0..F63). It uses a 2-byte (16-bit) instruction fo…
Consider the following processor design characteristics: I. Register-to-register arithmetic operations only. II. Fixed-length inst…
The following are some events that occur after a device controller issues an interrupt while process L is under execution. (P) The…
Free account benefits
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.