Related Computer Organization PYQs
Consider the unsigned 8-bit fixed point binary number representation below: b7 b6 b5 b4 b3 . b2 b1 b0 where the position of the bi…
The size of the physical address space of a processor is 2^P bytes. The word length is 2^W bytes. The capacity of cache memory is …
The instruction pipeline of a RISC processor has 5 stages: IF, ID, OF, PO and WB. Stages IF, ID, OF and WB take 1 clock cycle each…
Consider the following processor design characteristics: I. Register-to-register arithmetic operations only. II. Fixed-length inst…
The following are some events that occur after a device controller issues an interrupt while process L is under execution. (P) The…
A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M x 4-bit DRAM chips. The number of rows of memory cells …
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.