GATEverse Practice, past papers & mock tests
GATE 2027: 115 days Sign in Create account
GATE 2018
Computer OrganizationIO OrganizationmediumMCQ1 mark
The following are some events that occur after a device controller issues an interrupt while process L is under execution. (P) The processor pushes the process status of L onto the control stack. (Q) The processor finishes the execution of the current instruction. (R) The processor executes the interrupt service routine. (S) The processor pops the process status of L from the control stack. (T) The processor loads the new PC value based on the interrupt. Which one of the following is the correct order in which the events above occur?
Save your progress

Related Computer Organization PYQs

GATE 2018

Consider the unsigned 8-bit fixed point binary number representation below: b7 b6 b5 b4 b3 . b2 b1 b0 where the position of the bi…

GATE 2018

The size of the physical address space of a processor is 2^P bytes. The word length is 2^W bytes. The capacity of cache memory is …

GATE 2018

The instruction pipeline of a RISC processor has 5 stages: IF, ID, OF, PO and WB. Stages IF, ID, OF and WB take 1 clock cycle each…

GATE 2018

A processor has 16 integer registers (R0..R15) and 64 floating point registers (F0..F63). It uses a 2-byte (16-bit) instruction fo…

GATE 2018

Consider the following processor design characteristics: I. Register-to-register arithmetic operations only. II. Fixed-length inst…

GATE 2018

A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M x 4-bit DRAM chips. The number of rows of memory cells …