GATE 1992
Related Computer Organization PYQs
Which cache architecture guarantees that a memory block can only be placed in exactly one predetermined cache line?
What is the result of adding the two 4-bit two's complement numbers 0101 (+5) and 0011 (+3)?
In memory-mapped I/O systems, peripheral registers are accessed using:
A cache memory has a hit ratio of 95% (0.95). If cache access time is 10 ns and main memory access time is 100 ns, what is the eff…
Match each addressing mode in List I with the corresponding data element or data-structure element in List II. | List I: Addressi…
Consider a processor P whose instruction set architecture is the load-store architecture. The instruction format is such that the …
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.