GATE 1991
In accumulator-based processor architectures, arithmetic instructions typically use which instruction format?
Related Computer Organization PYQs
Daisy chaining is a hardware mechanism used for:
Branch prediction strategies in pipelined architectures are used to reduce stalls caused by:
What is the decimal value of the biased exponent in IEEE 754 single-precision format for the exponent value 0?
In an instruction cycle, the sequence of operations is:
In register indirect addressing mode, the instruction specifies:
Match each addressing mode in List I with the corresponding data element or data-structure element in List II. | List I: Addressi…
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.