GATE 1995
In a direct-mapped cache, if a memory block address maps to cache line index i, where i = (Block Address) mod (Total Lines), this mapping strategy can lead to:
Related Computer Organization PYQs
What is the decimal equivalent of the 6-bit two's complement binary number 110101?
A 2-way set-associative cache has a total size of 8 KB with block size of 16 bytes. How many sets are present in the cache?
Data forwarding (bypassing) in a pipelined CPU is implemented using:
Match each addressing mode in List I with the corresponding data element or data-structure element in List II. | List I: Addressi…
Consider a processor P whose instruction set architecture is the load-store architecture. The instruction format is such that the …
Which one of the following dependencies among the register operands of different instructions can cause a data hazard in a pipelin…
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.