GATEverse Practice, past papers & mock tests
GATE 2002
Digital LogicSequential CircuitseasyMCQ1 mark
In a JK flip-flop, what happens to the output state Q when inputs J = 0 and K = 1 during an active clock pulse?
Save your progress

Related Digital Logic PYQs