GATEverse Practice, past papers & mock tests
GATE 2001
Digital LogicSequential CircuitseasyMCQ1 mark
A flip-flop whose output toggles on every active clock pulse when its control input is tied to logic 1 is a:
Save your progress

Related Digital Logic PYQs