GATE 2009
In a direct-mapped cache, multiple memory blocks map to the exact same cache line based on their:
Related Computer Organization PYQs
What is the decimal equivalent of the 8-bit two's complement binary number 11110000?
What is the decimal equivalent of the IEEE 754 single-precision floating-point bit pattern whose fields are: Sign = 0, Biased Expo…
In a pipeline architecture, increasing the number of pipeline stages to very large numbers is limited practically by:
Match each addressing mode in List I with the corresponding data element or data-structure element in List II. | List I: Addressi…
Consider a processor P whose instruction set architecture is the load-store architecture. The instruction format is such that the …
Which one of the following dependencies among the register operands of different instructions can cause a data hazard in a pipelin…
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.