GATE 2014 · SET - 1
Consider a 5-stage pipeline with stage delays of 150 ps, 120 ps, 160 ps, 140 ps, and 110 ps. Assume pipeline register delay is 10 ps. What is the clock cycle time of this pipeline?
Related Computer Organization PYQs
If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the followi…
An unpipelined processor has a cycle time of 10 ns. A 5-stage pipelined version of the same processor has a clock cycle of 2.5 ns.…
A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs t…
Consider a 6-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of p…
An access sequence of cache block addresses is of length N and contains n unique block addresses. The number of unique block addre…
Consider two processors P₁ and P₂ executing the same instruction set. Assume that under identical conditions, for the same input, …
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.