GATEverse Practice, past papers & mock tests
GATE 2025 · CS2 - Afternoon
Computer OrganizationInstruction PipelininghardNAT2 marks
A 5-stage instruction pipeline has stage delays of 180, 250, 150, 170, and 250, respectively, in nanoseconds. The delay of an inter-stage latch is 10 nanoseconds. Assume that there are no pipeline stalls due to branches and other hazards. The time taken to process 1000 instructions in microseconds is __________. (rounded off to two decimal places)
Save your progress

Related Computer Organization PYQs