GATEverse Practice, past papers & mock tests
GATE 2027: 115 days Sign in Create account
GATE 2026 · CS2 - Afternoon
Computer OrganizationIO OrganizationmediumMCQ1 mark
Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In non-vectored interrupt mechanism, it usually takes more time to start the Interrupt Service Routine (ISR) when compared to that in a vectored interrupt mechanism. S2: In daisy-chain interrupt mechanism, the CPU polls all the input devices individually to determine the source of the interrupt. Which one of the following options is correct with respect to S1 and S2 ?
Save your progress

Related Computer Organization PYQs

GATE 2026 · CS1 - Forenoon

Match each addressing mode in List I with the corresponding data element or data-structure element in List II. | List I: Addressi…

GATE 2026 · CS1 - Forenoon

Consider a processor P whose instruction set architecture is the load-store architecture. The instruction format is such that the …

GATE 2026 · CS1 - Forenoon

Which one of the following dependencies among the register operands of different instructions can cause a data hazard in a pipelin…

GATE 2026 · CS1 - Forenoon

Consider the 8-bit signed integers X, Y and Z represented using the sign-magnitude form. The binary representations of X and Y are…

GATE 2026 · CS1 - Forenoon

Consider the real valued variables X, Y and Z represented using the IEEE 754 single-precision floating-point format. The binary re…

GATE 2026 · CS1 - Forenoon

The size of the physical address space of a processor is \(2^{32}\) bytes. The capacity of a cache memory unit is \(2^{23}\) bytes…