GATE 2013 · session-1
A RAM chip has a capacity of 1024 words of 8 bits each (1K × 8). The number of 2 × 4 decoders with enable line needed to construct a 16K × 16 RAM from 1K × 8 RAM is
Related Computer Organization PYQs
A computer system has a main memory access time of 100 ns and a cache access time of 10 ns. If the cache hit ratio is 0.95, what i…
The smallest integer that can be represented by an 8-bit number in 2’s complement form is
In a k-way set associative cache, the cache is divided into v sets, each of which consists of k lines. The lines of a set are plac…
Consider the following sequence of micro-operations: MBR ← PC MAR ← X PC ← Y Memory ← MBR Which one of the following is a possible…
Consider a hard disk with 16 recording surfaces (0–15) having 16384 cylinders (0–16383) and each cylinder contains 64 sectors (0–6…
Consider an instruction pipeline with five stages without any branch prediction: Fetch Instruction (FI), Decode Instruction (DI), …
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.