GATEverse Practice, past papers & mock tests
GATE 2014 · session-3
Digital LogicSequential CircuitsmediumMCQ2 marks
The synchronous sequential circuit in the image, built using JK flip-flops, is initialized with Q₂Q₁Q₀=000. The state sequence for this circuit for the next 3 clock cycles is
Save your progress

Related Digital Logic PYQs