GATE 1993
A non-pipelined processor executes an instruction in 50 ns. A 5-stage pipeline version of the processor has a clock cycle of 12 ns. What is the speedup achieved for 1000 instructions?
Related Computer Organization PYQs
In a computer system, the register that holds the data read from or to be written into memory is the:
In an instruction format, the part that specifies the operation to be performed (such as ADD, SUB, or JMP) is called the:
What is the decimal equivalent of the 8-bit two's complement binary number 10000010?
In a write-back cache, a dirty bit associated with a cache block indicates that:
Match each addressing mode in List I with the corresponding data element or data-structure element in List II. | List I: Addressi…
Consider a processor P whose instruction set architecture is the load-store architecture. The instruction format is such that the …
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.