Instruction Pipelining GATE 2006 Question #8385 with Solution

GATE 2006

Computer OrganizationInstruction PipeliningeasyMCQ1 mark

In a pipeline, a bubble (or stall cycle) is introduced by the hardware to:

ADelay an instruction until a hazard is resolvedBAccelerate instruction throughputCClear the CPU registersDFlush the main memory cache

Related Computer Organization PYQs

Normally user programs are prevented from handling I/O directly by I/O instructions in them. For CPUs having explicit I/O instruct…

In the IEEE 754 single-precision floating-point standard, what are the number of bits allocated to the Sign, Exponent, and Mantiss…

A control unit designed using logic gates, flip-flops, and decoder circuits is called a:

Overflow in 2's complement addition of two signed numbers occurs if and only if:

Which addressing mode is used in instructions such as 'ADD R1, #45' where the operand itself is part of the instruction format?

In a virtual memory system, the page replacement policy that replaces the page that has not been used for the longest period of ti…

Saved progressKeep answers, mock results and completion history across devices.

Adaptive practiceGet questions matched to your recent accuracy and difficulty level.

Bookmarks and notesBuild a personal revision list and record why a question was difficult.

Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.