GATE 2007
A 4-stage pipeline executes an instruction sequence where each stage takes 1 clock cycle. If there are no pipeline stalls or branch hazards, how many clock cycles are required to execute 100 instructions?
Related Computer Organization PYQs
SRAM (Static RAM) differs from DRAM (Dynamic RAM) in that SRAM:
What is the range of signed integers that can be represented using n-bit 2's complement representation?
Branch prediction and delayed branch instructions are used in pipelined processors specifically to mitigate:
Spatial locality of reference in memory refers to the principle that:
The register indirect addressing mode calculates the effective memory address of an operand as:
Which cache mapping technique allows a memory block to be placed in any arbitrary cache line?
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.