GATE 2005
In RISC (Reduced Instruction Set Computer) architecture, instructions typically have:
Related Computer Organization PYQs
Which of the following addressing modes is most suitable for supporting relocatable code during program loading?
Direct Memory Access (DMA) transfer in cycle stealing mode means:
In interrupt-driven I/O, a vectored interrupt is one where:
In a write-through cache policy, when a write hit occurs:
In auto-increment addressing mode, the register containing the operand address is:
What is the 8-bit two's complement binary representation of the decimal integer -1?
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.