GATE 2008
The minimum number of 2-input NAND gates required to implement a 2-input XOR gate is:
Related Digital Logic PYQs
What is the minimum number of gates required to implement the Boolean function (AB+C) if we have to use only 2-input NOR gates?
Define the connective * for the Boolean variables X and Y as: X * Y = XY + X'Y'. Let Z = X * Y. Consider the following expressions…
How many 1s are there in the 8-bit binary representation of the decimal number 105?
A demultiplexer (DEMUX) with 1 data input line and n selection lines has how many output lines?
A 4-bit synchronous binary up-counter is initialized to 0000. What is the counter state after 19 clock pulses?
A shift register that shifts its stored bits in one direction and feeds the inverted output of the last flip-flop back to the firs…
Free account benefits
Turn practice into measurable progress
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.
Saved progressKeep answers, mock results and completion history across devices.
Adaptive practiceGet questions matched to your recent accuracy and difficulty level.
Bookmarks and notesBuild a personal revision list and record why a question was difficult.
Performance insightsSee weak subjects, accuracy trends, streaks and exam readiness.