Consider a system that uses 5 bits for representing signed integers in 2's complement format. In this system, two integers A and B…
Which one of the following statements is FALSE?
Consider a 5-stage pipelined processor with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), an…
Consider two set-associative cache memory architectures: WBC, which uses the write back policy, and WTC, which uses the write thro…
The baseline execution time of a program on a 2 GHz single core machine is 100 nanoseconds (ns). The code corresponding to 90% of …
A given program has 25% load/store instructions. Suppose the ideal CPI (cycles per instruction) without any memory stalls is 2. Th…
Free account benefits
Public PYQs and reference pages stay free. Sign in when you want GATEverse to remember what you studied and guide what to practise next.